aboutsummaryrefslogtreecommitdiff
path: root/arch/x86_64/src/kernel/cpu/control_register.cpp
diff options
context:
space:
mode:
authorMatteo Gmür <matteo.gmuer1@ost.ch>2025-06-06 17:15:32 +0200
committerMatteo Gmür <matteo.gmuer1@ost.ch>2025-06-06 17:15:32 +0200
commitc4ced070ab057e4be6552b2f10ec1bf35509e245 (patch)
tree91602a7732d216bff3fbaf2d6158e965460019e5 /arch/x86_64/src/kernel/cpu/control_register.cpp
parent3fb836101a2032e93f7b82c924ce208d7377a5ea (diff)
parent1031a69ca5e23f2087148ad57e57506735872617 (diff)
downloadkernel-c4ced070ab057e4be6552b2f10ec1bf35509e245.tar.xz
kernel-c4ced070ab057e4be6552b2f10ec1bf35509e245.zip
Merge branch 'feat_inital_context_switching' into 'develop_ba'
Implement Context Switching See merge request teachos/kernel!6
Diffstat (limited to 'arch/x86_64/src/kernel/cpu/control_register.cpp')
-rw-r--r--arch/x86_64/src/kernel/cpu/control_register.cpp66
1 files changed, 66 insertions, 0 deletions
diff --git a/arch/x86_64/src/kernel/cpu/control_register.cpp b/arch/x86_64/src/kernel/cpu/control_register.cpp
new file mode 100644
index 0000000..41b8cd7
--- /dev/null
+++ b/arch/x86_64/src/kernel/cpu/control_register.cpp
@@ -0,0 +1,66 @@
+#include "arch/kernel/cpu/control_register.hpp"
+
+#include "arch/exception_handling/panic.hpp"
+
+#include <type_traits>
+
+namespace teachos::arch::kernel::cpu
+{
+ auto read_control_register(control_register cr) -> uint64_t
+ {
+ uint64_t current_value;
+ switch (cr)
+ {
+ case control_register::CR0:
+ asm volatile("mov %%cr0, %[output]" : [output] "=r"(current_value));
+ break;
+ case control_register::CR2:
+ asm volatile("mov %%cr2, %[output]" : [output] "=r"(current_value));
+ break;
+ case control_register::CR3:
+ asm volatile("mov %%cr3, %[output]" : [output] "=r"(current_value));
+ break;
+ case control_register::CR4:
+ asm volatile("mov %%cr4, %[output]" : [output] "=r"(current_value));
+ break;
+ }
+ return current_value;
+ }
+
+ auto write_control_register(control_register cr, uint64_t new_value) -> void
+ {
+ switch (cr)
+ {
+ case control_register::CR0:
+ asm volatile("mov %[input], %%cr0"
+ : /* no output from call */
+ : [input] "r"(new_value)
+ : "memory");
+ break;
+ case control_register::CR2:
+ asm volatile("mov %[input], %%cr2"
+ : /* no output from call */
+ : [input] "r"(new_value)
+ : "memory");
+ break;
+ case control_register::CR3:
+ asm volatile("mov %[input], %%cr3"
+ : /* no output from call */
+ : [input] "r"(new_value)
+ : "memory");
+ break;
+ case control_register::CR4:
+ asm volatile("mov %[input], %%cr4"
+ : /* no output from call */
+ : [input] "r"(new_value)
+ : "memory");
+ break;
+ }
+ }
+
+ auto set_cr0_bit(cr0_flags flag) -> void
+ {
+ auto const cr0 = read_control_register(control_register::CR0);
+ write_control_register(control_register::CR0, static_cast<std::underlying_type<cr0_flags>::type>(flag) | cr0);
+ }
+} // namespace teachos::arch::kernel::cpu